Configuration control circuit for control and maintenance complex of digital communications system

ABSTRACT

A digital communications system includes duplicate copies of a central processor, instruction storage, process storage and peripheral controllers, together with duplicate copies of buses communicating the central processors with each of the other units. Each central processor includes a configuration control circuit which generates internal signals for determining the various bus configurations.

United States Patent 11 1 1111 3,882,455

Heck et al. May 6, 1975 '[54] CONFIGURATION CONTROL CIRCUIT 3,409,877 1l/l968 Alterman et al 340/l46.l FOR CONTROL AND MAINTENANCE 3,623,014 ll/l97l Doelz et al .1 340/1725 3,641,505 2/1972 Artz et al. 340 1725 COMPLEX 0F mGITAL 3,651,480 3/1972 Downing et al 340/1725 COMMUNICATIONS SYSTEM R27,703 7 1973 Stafford ct al. 340 1725 Inventors: Dennis A. Heck, Franklin Park;

Rolfe E. Buhrke, La Grange Park; John J. Mele, Chicago; Verner K. Rice, Wheaton', Donald L. Schulte, Oak Park, all of Ill.

GTE Automatic Electric Laboratories Incorporated, Northlake, Ill.

Filed: Sept. 14, 1973 Appl. No.: 397,452

Assignee:

U.S. Cl 340/1461 BE; 340M725 Int. Cl. G06! 15/16; G06f 11/00 Field of Search IMO/146.1 BE, 172.5

References Cited UNITED STATES PATENTS 1/1967 Lynch et al 340/l46.l BE

Primary ExaminerHarvey E. Springborn Assistant ExaminerMichael C. Sachs [57] ABSTRACT A digital communications system includes duplicate copies of a central processor, instruction storage, process storage and peripheral controllers, together with duplicate copies of buses communicating the central processors with each of the other units. Each central processor includes a configuration control circuit which generates internal signals for determining the various bus configurations.

11 Claims, 71 Drawing Figures E CQIIFIGUIMTION DUPLEX (INST. 8 DATA FETCH) 7 IS 808 CONWOLS CIB'T'D BUS Q PATENTEDHAY 6137:; '%.882,455

SHfiEI OR 6F 29 FIG 5 nmnvs GENERATOR cmcu/r 0P4) 50 5o CPI rec 1 rec LEVEL LEVEL 52 MAC A GENERATUR GENERAT 1 MAC 666 CPAL I $WIT6HI-@- SWITCHING CPAS an MC ssaw. CONTROL CONTROL ssew. WC ucc+---- :swncmm; smrcnma 2 M66 pm 1- NETWORK NETWORK Pm L5! 5! I RC6 rmms rmms Rcc r1 ME LEVELS LEVELS TIME TO 0P0 T0 49 FIG. 4 MODE,D0,AND

Pcc EAD/WRITE 3g MEMORY M0 LEVEiS lac 5R PERIPHERAL MAC cc INSTRUCTION UNIT FETCH @5253? DPC CMPAL,CMI. AND 0pc DECODING 05 MC E "VEXFRL cmcun's mm 100 f REGISTER 53 Cl lfl PLACE a PLACE ACCEPT AND LEVELS AccEPr 0P6 I CONTROL CIRCUITS BUS TRANSFER BUS .LEVELS TRANSFER CONTROL 0Pc CIRCUITS PFfOCESSOR CONTROL CIRCUIT (PCC/ FZiIENTEU 55375 882.455

SHEET 10B? 29 FIG {5 TIMING ssrvmnror? PULSE CHART 0 I0 2 RECONFIGURATION CYCLE I0 .5- 1.5 s. 5.0 20 a0 20 a 5 2m 1 f 1 l 1 FF 1 l 2 l 1 1 1 1 -snmr 0F mums aewsmmn 50011 sic, 872m ussu T0 GENERATE CPTL, SICBL, RICCL, MIALL AND MAALL 1.01! sec- Rrm uszo r0 GENERATE cum 0 t0 1! SEC.

1.011550. RTJL I USED TO GENERATE RCEL 5001: $50. RT4L2 usza r0 GENERATE ASEL AND ASOL NOTE) RC6 LOCKED OUT TO TRIGGERS FROM START OF CYCLE UNTIL END OF CYCLE (2) RT4L CAN OCCUR ANY TIME AFTER RTJL AND RTSL; NEW

RCC STATE STARTS ATEND 0F RT4L 4 J6 3562f msxr E 3; E :5 m g Q sure TRANSITION TABLE RcSaRCPSL E-EEEE%%GEQQ FUNCTION PRIME recc FOR CP SWITCH IN CASE X 5/ X X X X RECOVERY PROGRAM INDICATES ACTIVE 01 MALFUNCTION 54 X 51 X X X X X 5734,97 5gp SWITCH cP's IF STANDBY IS NOT X 52 X X X X m TROUBLE; START MP 151 BECOMES PRIMARY INSTRUCTION 52 X 53 X X X X X 5mm; snmr sap FORCE cP swrrcn; Isa sscomzs 53 X 52 X X X X X X X X PHlMAR/INSTRUCTION STORE 5mm SRP MAIN raves CONTROL GROUP 6 00010203 mca-a 3/ FIG/9 R R R R c c c c s s s r R c c a F F 0 n R s RC6 CONTROL POINTS MAINTENCE SENSE GROUP 6 00 a 0203 use-a 3! FIG 20 s g g g c A a s F FF :-Rcc SENSE POINTS HATENHDHAY e115 SET COMMA N05 RESET COMMANDS DUAL RANK FLIP FLOP IMPLEMTATION QQOQQO Q msr FETCH 01m: FETCH ACT-GP 50/ 01 ACT CP 50/ CP 55110 RFC 5010 REC $5110 1110 $5110 1110 Is CONFIGURA r1011 0 0 1 1 0 0 1 1 DUPLEX 0 0 0 0 0 0 S/MPLEX 0 0 0 1 1 1 swan-011401103110 0/1 0 0 0/1 0 0 SIMPLEX- UPDATE 0/1 0 0 1/0 1 1 SIMPLEX-UPDATEDIAG.

1 1 0 0 1 1 0 0 DUPLEX 1 1 1 1 1 1 SIMPL EX 1 1 1 0 0 0 SIMPLEX-DIA GNOSTIC 1/0 1 1 1/0 1 SH'APLEX-UPDATE 1/0 1 1 0/1 0 0 FlMPLEX-UPDATE-DIAG Is aus CONTROLS AND Rzsuuma CONFIGURATIONS PAIENIED W 5 5 SHEET I IUF 29 FIG 24 IS BUS CONTROL LEVEL EQUATIONS U-IGO SISB1L RISB1L ISCBF BUS CONTROL FLIP-FLOP OUTPUT ISBBF BUS CONTROL FLIP-FLOP OUTPUT ISTBF BUS CONTROL FLIP-FLOP OUTPUT ISDBF BUS CONTROL FLIP-FLOP OUTPUT DIAGNOSTIC CP ACTIVITY LEVEL (DCPAL CPAL v DFI DUAL CYCLE CONTROL A FLIP-FLOP (INPUT LEVEL FROM PCCI SEND IS BUS O LEVEL SEND IS* BUS 1 LEVEL RECEIVE IS BUS Q5 LEVEL RECEIVE IS* BUS 1 LEVEL EXECUTE INSTRUCTION EXECUTE NON MEMORY INSTRUCTION DCPAL-IB v 6-6 V 5 v w v XEC v XECNI v c-T-D-nccAF-fi-TEEM v Tim-(oi?) DCPAL-|'B-T v E-(T' v '15 v BEE/7F v XEC v XECN) v c-T-o-occAF-ifiz-m1 v fiPTL-[B-T v E-T-(E v m v XEC v XECNI v C-IT v D DCCAF-RTE'-YECTH 1 DCPAL-I'B v c-(T v 6 v 566? v XEC v XECN) v C-T'D-DCCAF-m-FH v m-(E-E-T) DCPAL'I'B'T v c-(T v 5 v EETTF v XEC v XECN) v E-T-D-DCCAF-YEE-YEENI v m-I'B-T v c-T-(i v m v xec v XECNI v 6-5 V D-DCCAF-YEE-YEHIH FAYEMEBMAY ems $882,455

SHEET 19m 29 FIE 4 I cPfLI p cap I. I. CPTL. I MM (9 s m .PH. m m SIG-1M5 1 MAC I I mac CPTL. X CHIEF! R CPTL, man a Z MSAL .1 MAC MAG FIG. 42

ACTIVE AND STANDBY CP COPY- SWITCHING AND NON-SWITCHING SEOUENCES SWITCHING NON SWITCH/N6 ASSUME" CP COPY =Acr1v5 ASSUME CP COPY =AcnvE cP copy 1 =$TANDBY CP COPYI =sm-0ar CPTBFI =REsErr0; CPTBFJ =srm cPsww azcoms's 0 cPsn/LE BECOMES 0 0 I 2 34 5 s CPAL 0 I x I 1 r 0 P L 0 0 0 1 r CPA LI 0 0 0 1 I 'EFA'T? 1 I 1 0 m 1 0 0 0 1 

1. In a digital communications system having duplicate copies of central data processors wherein only one central processor is active at one time and the other is standby, and duplicate copies of storage means each having an associated bus means for communicating with both of said central processors, said bus means including a send bus for transmitting signals from said central processor to said storage means and a return bus for transmitting signals from said storage means to said central processors, the improvement comprising: configuration control circuit means only in each of said central processors including active unit bistable circuit means for governing which of said central processors is active and which is standby on a mutually exclusive basis; central processor trouble bistable circuit means responsive to program control signals and to internally sensed conditions for generating a trouble level signal representative of its associated central processor having sensed a malfunction therein for inhibiting the transmission of its associated central processor to said transmit bus upon detection of a malfunction; and central processor-storage means bus configuration control logic circuit means including storage means C bistable circuit means responsive to program signals and to internal malfunction signals for generating output signals defining which copy of said storage means bus means is primary and which is secondary; and combinatorial logic circuit means responsive to the output signals of said C bistable circuit means for generating separate multiple bus control output signals.
 2. The system of claim 1 wherein said central processor-storage means bus configuration control logic circuit means further comprises storage means B bistable circuit means responsive to program signals for generating output signals for communicating both of said send buses of said storage means and both of said return buses of said storage means with the active copy of the central processor and for communicating both copies of said storage means return buses with said standby central processor while inhibiting transmission of said standby central processor, whereby said system may operate in a merged bus mode; and wherein said combinatorial logic circuit means is responsive to the output signals of said B bistable circuit means; and said system further comprises input-output circuit means responsive to said output signals of said combinatorial Logic circuitry for communicating the active central processor with both instruction storage send buses and both instruction-storage receive buses, and for communicating the standby central processor with both instruction storage receive buses in a merged mode.
 3. The system of claim 1 wherein each of said central processors matches its own signals with those of the other central processor and generates error matching signal levels when a difference is detected, said improvement further comprising central processor separate bistable circuit means in each central processor for inhibiting the transmission of said error matching signals levels to the other central processor when in one state, and for enabling the transmission of said error matching signal levels to the other central processor when in another state.
 4. The system of claim 3 wherein said central processor separate flip-flops are responsive to program controlled signals.
 5. The system of claim 3 further comprising diagnostic bistable circuit means in each of said configuration control circuit means responsive to program controlled signals for generating signals permitting programmed diagnostic routines to be performed on its associated central processor when said associated central processor is in the standby state.
 6. The system of claim 5 wherein the central processor separate bistable circuit means, when active, resets the diagnostic bistable circuit means of its associated configuration control circuit means.
 7. The system of claim 2 further comprising in each configuration control circuit means, a central processor copy bistable circuit means for generating a signal representative of its associated central processor only, whereby a program being executed may sense which copy of the central processor is active and which is standby.
 8. The system of claim 2 further comprising in each central processor-storage means bus configuration circuit means T bistable circuit means for generating a signal representative of an associated one of said storage means'' having detected a malfunction, and for inhibiting its associated B bistable circuit means to prevent communication of the active central processor with both copies of said storage means.
 9. The system of claim 8 further comprising in each of said central processor-storage means bus configuration circuit means a D bistable circuit means for generating signals for controlling communication of its associated central processor with data bus means associated with said instruction storage means.
 10. The system of claim 1 wherein said system further comprises duplicate copies of peripheral unit means for interfacing with a telephone network, each of said peripheral unit means having an associated bus means for communicating with both of said central processors, wherein the improvement further comprises: peripheral unit C bistable circuit means for generating signals for controlling which copy of said peripheral unit means is primary and which is secondary; peripheral unit B bistable circuit means for generating signals for permitting both of said peripheral unit means to communicate with the active central processor; and peripheral unit T bistable circuit means for generating a trouble signal level when a malfunction is detected in its associated peripheral unit means for inhibiting operation of its associated peripheral unit B bistable circuit means; and combinational logic circuit means receiving said output signals of said C, B and T bistable circuit means of said peripheral unit means for generating separate multiple bus control signals for selectively communicating predetermined ones of said peripheral unit buses with said central processor.
 11. The system of claim 1 wherein said system further comprises duplicate copies of process store means for interfacing with a telephone network, each of said process store means having an associated bus means for communicating with both of said cenTral processors, wherein the improvement further comprises: process store C bistable circuit means for generating signals for controlling which copy of said process store means is primary and which is secondary; process store B bistable circuit means for generating signals for permitting both of said process store means to communicate with the active central processor; and process store T bistable circuit means for generating a trouble signal level when a malfunction is detected in its associated process store means for inhibiting operation of its associated process store B bistable circuit means; and combinational logic circuit means receiving said output signals of said C, B and T bistable circuit means of said process store means for generating separate multiple bus control signals for selectively communicating predetermined ones of said process store buses with said central processor. 